Statistical Ineffective Fault Attacks on Masked AES with Fault Countermeasures

Christoph Dobraunig, Maria Eichlseder, Hannes Gross, Stefan Mangard, Florian Mendel, Robert Primas

ASIACRYPT 2018

IAIK - Graz University of Technology

Motivation

Building cryptographic implementations is challenging:



Motivation

Building cryptographic implementations is challenging:

- Requires usage of proper cryptographic primitives



Motivation

Building cryptographic implementations is challenging:

- Requires usage of proper cryptographic primitives
- But often also the usage of additional defenses ...
  - Microcontroller
  - FPGAs
  - ASICs



Motivation

Building cryptographic implementations is challenging:

- Requires usage of proper cryptographic primitives
- But often also the usage of additional defenses ...
  - Microcontroller
  - FPGAs
  - ASICs
- ... because of implementation attacks



- Proper cryptography does not mean practical security



Motivation

- Proper cryptography does not mean practical security
- Every cryptographic implementation stores a secret



Motivation

- Proper cryptography does not mean practical security
- Every cryptographic implementation stores a secret
- Secrets can be extracted by:

Power Analysis

Fault Attacks



Fault Attacks



- Get physical access to target device:
  - Set plaintexts
  - Observe ciphertexts



- Get physical access to target device:
  - Set plaintexts
  - Observe ciphertexts
- Cause erroneous computations via:
  - Clock glitches
  - Voltage glitches
  - Lasers



- Get physical access to target device:
  - Set plaintexts
  - Observe ciphertexts
- Cause erroneous computations via:
  - Clock glitches
  - Voltage glitches
  - Lasers
- Observe faulty and correct ciphertext



- Get physical access to target device:
  - Set plaintexts
  - Observe ciphertexts
- Cause erroneous computations via:
  - Clock glitches
  - Voltage glitches
  - Lasers
- Observe faulty and correct ciphertext
- Recover key



- Get physical access to target device:
  - Set plaintexts
  - Observe ciphertexts
- Cause erroneous computations via:
  - Clock glitches
  - Voltage glitches
  - Lasers
- Observe faulty and correct ciphertext
- Recover key

$\Rightarrow$ Differential Fault Attack (DFA)



- Use redundancy to detect faults



- Use redundancy to detect faults
- Fault detected → No ciphertext



- Use redundancy to detect faults
- Fault detected $\rightarrow$ No ciphertext
- 2 identical faults necessary for attack



- Use redundancy to detect faults
- Fault detected → No ciphertext
- 2 identical faults necessary for attack

→ More redundancy, Enc-Dec, etc...



- We presented SIFA at CHES 2018:
  - Breaks detection countermeasures (any degree of redundancy)
  - Breaks infection countermeasures
  - Requires just a single fault injection per encryption
  - Require no precise knowledge about location and effect of the fault

- We presented SIFA at CHES 2018:
  - Breaks detection countermeasures (any degree of redundancy)
  - Breaks infection countermeasures
  - Requires just a single fault injection per encryption
  - Require no precise knowledge about location and effect of the fault
- We demonstrated applicability to AE schemes at SAC 2018

- We presented SIFA at CHES 2018:
  - Breaks detection countermeasures (any degree of redundancy)
  - Breaks infection countermeasures
  - Requires just a single fault injection per encryption
  - Require no precise knowledge about location and effect of the fault
- We demonstrated applicability to AE schemes at SAC 2018
- What about power analysis countermeasures?


P
ROUND 8
SHIFT ROWS
MIX COLUMNS
KEY ADD 8
ROUND 9
SUB BYTES
SHIFT ROWS
MIX COLUMNS
KEY ADD 9
ROUND 10
SUB BYTES
SHIFT ROWS
KEY ADD 10
C


P1...N
ROUND 8
SHIFT ROWS
MIX COLUMNS
KEY ADD 8
ROUND 9
SUB BYTES
SHIFT ROWS
MIX COLUMNS
KEY ADD 9
ROUND 10
SUB BYTES
SHIFT ROWS
KEY ADD 10
CN


P1...N
ROUND 8
SHIFT ROWS
MIX COLUMNS
KEY ADD 8
ROUND 9
SUB BYTES
SHIFT ROWS
MIX COLUMNS
KEY ADD 9
ROUND 10
SUB BYTES
SHIFT ROWS
KEY ADD 10
CN


P1...N
ROUND 8
SHIFT ROWS
MIX COLUMNS
KEY ADD 8
ROUND 9
SUB BYTES
SHIFT ROWS
MIX COLUMNS
KEY ADD 9
ROUND 10
SUB BYTES
SHIFT ROWS
KEY ADD 10
CN


P1...N
?
CN


P1...N
ROUND 8
SHIFT ROWS
MIX COLUMNS
KEY ADD 8
ROUND 9
SUB BYTES
SHIFT ROWS
MIX COLUMNS
KEY ADD 9
ROUND 10
SUB BYTES
SHIFT ROWS
KEY ADD 10
CN


P1...N
ROUND 8
SHIFT ROWS
MIX COLUMNS
KEY ADD 8
ROUND 9
SUB BYTES
SHIFT ROWS
MIX COLUMNS
KEY ADD 9
ROUND 10
SUB BYTES
SHIFT ROWS
KEY ADD 10
CN

SIFA on AES in Pictures



What about fault countermeasures?



*only correct computations are considered

Ineffective Faults on AND



Ineffective Faults on AND



Ineffective Faults on AND



*only correct computations are considered

Ineffective Faults on AND

Also works with:

- Other instructions:
  LOAD, STORE, XOR
- Other fault types:
  Random, Stuck-at, Skip



*only correct computations are considered

Power Analysis



- Circuits leak information via side-channels, e.g. power consumption



- Circuits leak information via side-channels, e.g. power consumption
- CMOS circuits draw power almost only in case of “events”



- Circuits leak information via side-channels, e.g. power consumption
- CMOS circuits draw power almost only in case of “events”
- Correlation between processed data and power consumption



- Circuits leak information via side-channels, e.g. power consumption
- CMOS circuits draw power almost only in case of “events”
- Correlation between processed data and power consumption
- Problematic if processed data contains secrets



- Make power consumption independent of processed data
  - Requires hardware support (filters, noise generators)



- Make power consumption independent of processed data
  - Requires hardware support (filters, noise generators)
- Make processed data independent of the actual data
  + "Masking" can be done on algorithmic level



- Split a value x into multiple "shares" s.t.:
  - The XOR-sum over all x_i equals x
  - The distribution of each x_i is independent from x



- Split a value x into multiple "shares" s.t.:
  - The XOR-sum over all x_i equals x
  - The distribution of each x_i is independent from x
- Linear function f is performed separately



Masking Idea

- Split a value x into multiple "shares" s.t.:
  - The XOR-sum over all x_i equals x
  - The distribution of each x_i is independent from x
- Linear function f is performed separately
- Nonlinear functions g need more attention:
  - $g^\star$ works on all shares
  - $g^\star$ avoids direct combinations of shares



Masking Idea

- Split a value x into multiple "shares" s.t.:
  - The XOR-sum over all x_i equals x
  - The distribution of each x_i is independent from x
- Linear function f is performed separately
- Nonlinear functions g need more attention:
  - $g^\star$ works on all shares
  - $g^\star$ avoids direct combinations of shares
- Applied to AES $\rightarrow$



Does our attack still work?

- Faulting single shares in linear functions does not work...



- Faulting single shares in linear functions does not work...



- Faulting single shares in linear functions does not work...
- Faulting all shares would work but is boring...



- Faulting single shares in linear functions does not work...
- Faulting all shares would work but is boring...
- Can faulting single shares in non-linear functions lead to a bias in the unshared value?





*masked AES, only correct computations are considered


X0
Y0
Y1
X1
R
Z0
Z1


X0
Y0
Y1
X1
R
Z0
Z1
Z
0 1



*only correct computations are considered



*only correct computations are considered

Also works with:

- Other types of faults
- Higher-order masking
- Threshold Implementations



*only correct computations are considered

Target: First-order masked AES by Schwabe and Stoffelen et al.

- Publicly available

Target: First-order masked AES by Schwabe and Stoffelen et al.

- Publicly available
- ARM Cortex M4, ASM optimized

Target: First-order masked AES by Schwabe and Stoffelen et al.

- Publicly available
- ARM Cortex M4, ASM optimized

$\rightarrow$ Originally CTR mode encryption, we only use it as block cipher

Target: First-order masked AES by Schwabe and Stoffelen et al.

- Publicly available
- ARM Cortex M4, ASM optimized

→ Originally CTR mode encryption, we only use it as block cipher

→ Originally no fault countermeasures, we added “perfect” fault detection

For each individual instruction in the masked Sbox:

- Simulated fault: Single bitflip in the result

For each individual instruction in the masked Sbox:

- Simulated fault: Single bitflip in the result
- 2000 faulted Sbox computations, random inputs

For each individual instruction in the masked Sbox:

- Simulated fault: Single bitflip in the result
- 2000 faulted Sbox computations, random inputs
- Check if correct outputs are non-uniform,
  i.e. if key recovery would work

For each individual instruction in the masked Sbox:

- Simulated fault: Single bitflip in the result
- 2000 faulted Sbox computations, random inputs
- Check if correct outputs are non-uniform, i.e. if key recovery would work

For each individual instruction in the masked Sbox:

- Simulated fault: Single bitflip in the result
- 2000 faulted Sbox computations, random inputs
- Check if correct outputs are non-uniform, i.e. if key recovery would work

$\Rightarrow$ 52 % of instruction are "susceptible" to single bitflips



For each individual instruction in the masked Sbox:

- Simulated fault: Randomized 8 bits of the result
- 2000 faulted Sbox computations, random inputs
- Check if correct outputs are non-uniform, i.e. if key recovery would work

$\Rightarrow$ 70 % of instruction are "susceptible" to random faults

Exact numbers for one of the susceptible instructions

Fault Effect	# Ineffective Faults	# Faulted Encryptions	# Recoverable Key Bits
Flip one bit	194	386	32
Set one bit to zero	214	428	32
Randomize one bit	574	763	32
Flip one byte	192	2 940	128
Set one byte to zero	192	3 129	128
Randomize one byte	602	1 808	128
Instruction skip	400	45 527	128

Target: POC higher-order masked AES by Rivain et al.

- Setup: Clock glitches on ATXmega 128D4

Target: POC higher-order masked AES by Rivain et al.

- Setup: Clock glitches on ATXmega 128D4

$\rightarrow$ We set masking order to 10

Target: POC higher-order masked AES by Rivain et al.

- Setup: Clock glitches on ATXmega 128D4

$\rightarrow$ We set masking order to 10

$\rightarrow$ We added "perfect" fault detection

Target: POC higher-order masked AES by Rivain et al.

- Setup: Clock glitches on ATXmega 128D4

$\rightarrow$ We set masking order to 10

$\rightarrow$ We added "perfect" fault detection

$\Rightarrow$ About 1000 faulted encryptions required

$\Rightarrow$ Thousands of possible fault locations

A word on other countermeasures

- Self Destruction
- Frequent Re-keying
- Multi Party Computation

SIFA is quite powerful...

- Works for many ciphers and AE schemes

SIFA is quite powerful...

- Works for many ciphers and AE schemes
- Breaks both fault and power analysis countermeasures

SIFA is quite powerful...

- Works for many ciphers and AE schemes
- Breaks both fault and power analysis countermeasures
- Attacker does not need to hit specific bits/bytes

Summing up

SIFA is quite powerful...

- Works for many ciphers and AE schemes
- Breaks both fault and power analysis countermeasures
- Attacker does not need to hit specific bits/bytes
- Attacker does not need know how the faults influence the computation

Q?